CBL - Campus del Baix Llobregat

Projecte llegit

Títol: Diseño de un circuito medidor de frecuencia usando diodos PIN en banda Ka

Estudiants que han llegit aquest projecte:

Director/a: GONZÁLEZ ARBESU, JOSÉ MARIA

Departament: TSC

Títol: Diseño de un circuito medidor de frecuencia usando diodos PIN en banda Ka

Data inici oferta: 03-11-2016     Data finalització oferta: 04-11-2016


Estudis d'assignació del projecte:
    GR ENG SIS TELECOMUN
Tipus: Individual
 
Lloc de realització: Fora UPC    
 
        Supervisor/a extern: Ignacio Llamas Garro
        Institució/Empresa: CTTC
        Titulació del Director/a: Doctor Ingeniero Eléctrico y Electrónico
 
Paraules clau:
Receptor, Radiofrecuencia, Diodos, Medidor
 
Descripció del contingut i pla d'activitats:
El objetivo del TFG es el diseño de un circuito que utilice
diodos
PIN para conmutar entre líneas de retardo. Las características
del
diseño realizado servirán para comparar con diseños anteriores
que
emplean tecnología MEMS. Se pretende fabricar y medir el diseño
realizado durante la duración del proyecto.
 
Overview (resum en anglès):
This final grade project describes the concept, criteria and design of a 2-port microwave discriminator, which is the fundamental element in a frequency measurement system.

The microwave discriminator performs the function of detecting unknown frequencies in the Ka band (30-40 GHz).

The discriminator consists of five lines: the first line is a 180 ° phase shifter that acts as a reference and allows the generation of microwave discriminators reconfigurable of reduced size and weight. The following delay lines of length "λ", "3λ/ 2", "2λ" and "5λ/2" are the main elements for the construction all these lines are connected to the power divider at the input and power combiner at the output and finally a system of SPQT switching. Coplanar technology is used for its design.

The power divider used is designed with coplanar technology. It is a Wilkinson splitter that also acts as a power combiner connected to the reference line and to the delay line. The input and output ports of the discriminator will be the input port of the splitter and the output port of the combiner respectively.

The simulations of each delay line and the final design of the discriminator were performed with ADS / Momentum obtaining satisfactory results. This has enabled the resulting design to be integrated with the other components of the discriminator to subsequently obtain the signal identification bits.

© CBLTIC Campus del Baix Llobregat - UPC